


FORM PTO-4449

U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICEATTY. DOCKET NO.
ALT-155APPLN. NO.
09/124,649INFORMATION DISCLOSURE
STATEMENT BY APPLICANTAPPLICANT
Tony K. Ngai et al.FILING DATE
July 29, 1998GROUP ART UNIT
2751

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
PB	Re. 34,444	11/1993	Kaplinsky	340	825.8	
PB	4,293,783	10/1981	Patil	307	465	
PB	4,642,487	02/1987	Carter	307	465	
PB	4,706,216	11/1987	Carter	365	94	
PB	4,758,985	07/1988	Carter	365	94	
PB	4,825,414	04/1989	Kawata	365	189	
PB	4,831,591	05/1989	Imazeki et al.	365	189.08	
PB	4,855,958	08/1989	Ikeda	365	230.08	
PB	4,870,302	09/1989	Freeman	307	465	
PB	4,903,236	02/1990	Nakayama et al.	365	185	
PB	4,963,770	10/1990	Keida	307	465	
PB	4,975,601	12/1990	Steele	307	465	
PB	5,042,004	08/1991	Agrawal et al.	364	900	
PB	5,089,993	02/1992	Neal et al.	365	63	
PB	5,099,150	03/1992	Steele	307	465	
PB	5,122,685	06/1992	Chan et al.	307	465.1	
PB	5,128,559	07/1992	Steele	307	465	
PB	5,138,577	08/1992	Oh	365	189.05	
PB	5,144,582	09/1992	Steele	365	189.08	
PB	5,212,652	05/1993	Agrawal et al.	364	489	
PB	5,258,668	11/1993	Cliff et al.	307	465	
PB	5,260,610	11/1993	Pedersen et al.	307	465	
PB	5,260,611	11/1993	Cliff et al.	307	465	
PB	5,291,444	03/1994	Scott et al.	365	189.05	
PB	5,313,119	05/1994	Cooke et al.	307	465.1	
PB	5,315,178	05/1994	Snider	307	465	
PB	5,329,460	07/1994	Agrawal et al.	364	489	
PB	5,336,950	08/1994	Popli et al.	307	465	

RECEIVED
NOV - 1 2000
TC 2100 MAIL ROOM

EXAMINER

DATE CONSIDERED

1-11-01

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not conformance and not considered. Include copy of this form with next communication to applicant.

FORM PTO-1449 	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT	ATTY. DOCKET NO. ALT-155	APPLN. NO. 09/124,649
		APPLICANT Tony K. Ngai et al.	
		FILING DATE July 29, 1998	GROUP ART UNIT 2751


U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
PB	5,343,406	08/1994	Freeman et al.	364	490	
PB	5,349,250	09/1994	New	307	465	
PB	5,352,940	10/1994	Watson	307	465	
PR	5,408,434	04/1995	Stansfield	365	189.08	
PB	5,414,377	05/1995	Freidin	326	41	
PB	5,425,036	06/1995	Liu et al.	371	23	
PB	5,426,378	06/1995	Ong	326	39	
PB	5,436,575	07/1995	Pedersen et al.	326	40	
PB	5,448,522	09/1995	Huang	365	189.04	
PB	5,471,425	11/1995	Yumitori et al.	365	190	
PB	5,550,782	08/1996	Cliff et al.	365	230.03	
PB	5,566,123	10/1996	Freidin et al.	365	230.05	
PB	5,809,281	09/1998	Steele et al.	395	497.01	
PB	5,835,405	11/1998	Tsui et al.	365	182	

FOREIGN PATENT DOCUMENTS


EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO
PB	0 081 917	06/1983	European Pat. Off.				
PB	0 420 389	04/1991	European Pat. Off.				
PB	0 415 542	03/1991	European Pat. Off.				
PB	0 410 759	01/1991	European Pat. Off.				
PB	0 507 507	10/1992	European Pat. Off.				

EXAMINER



DATE CONSIDERED 1-11-01

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not conformance and not considered. Include copy of this form with next communication to applicant.

FORM PTO-1449  U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. ALT-155		APPLN. NO. 09/124,649
	APPLICANT Tony K. Ngai et al.		
	FILING DATE July 29, 1998	GROUP ART UNIT 2751	


**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**
FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO
PB	0 530 985	03/1993	European Pat. Off.				
PB	0 569 137	11/1993	European Pat. Off.				
PB	1-91525	04/1989	Japan				
PB	1-91526	04/1989	Japan				
PB	WO9410754	05/1994	PCT Int'l Appln.				
PB	WO95/16993	06/1995	PCT Int'l Appln.				

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER INITIAL	
PB	"AT&T's Orthogonal ORCA Targets the FPGA Future," 8029 <u>Electronic Engineering</u> , 64, No. 786, June 1992, pp. 9-10
PB	AT&T Microelectronics, "Optimized reconfigurable cell array (ORCA) series field-programmable gate arrays," pp. 1-87 (Advance Data Sheet, Feb. 1985)
PB	Bursky, "Combination RAM/PLD Opens New Application Options," <u>Electronic Design</u> , May 23, 1991, pp. 138, 140
PB	Bursky, D., "Denser, Faster FPGAs Vie for Gate-Array Applications," 2328 <u>Electronic Design</u> , 41, No. 11, May 27, 1993, pp. 55-75
PB	Bursky, D., "FPGA Advances Cut Delays, Add Flexibility," 2328 <u>Electronic Design</u> , 40, No. 20, October 1, 1992, pp. 35-43
PB	Bursky, D., "Shrink Systems with One-Chip Decoder, EPROM, and RAM," <u>Electronic Design</u> , July 28, 1988, pp. 91-94
PB	Casselman, "Virtual Computing and The Virtual Computer," IEEE, July 1993, p. 43
PB	Hsieh et al., "Third Generation Architecture Boosts Speed and Density of Field Programmable Gate Arrays," <u>Proc. of IEEE CICC Conf.</u> , May 1990, pp. 31.2.1 to 31.2.7
PB	Intel Preliminary Datasheet, "iFX780: 10ns FLEXlogic FPGA with SRAM Option," November 1993, pp. 2-24 through 2-46


EXAMINER



DATE CONSIDERED

1-11-01

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not conformance and not considered. Include copy of this form with next communication to applicant.

FORM PTO-1449	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. ALT-155	APPLN. NO. 09/124,649
 <p>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</p>		APPLICANT Tony K. Ngai et al.	
		FILING DATE July 29, 1998	GROUP ART UNIT 2751

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER INITIAL	
PB	Kautz, "Cellular Logic-in-Memory Arrays," <u>IEEE Trans. on Computers</u> , Vol. C-18, No. 8, Aug. 1969, pp. 719-27
PB	Kawana, K. et al., "An Efficient Logic Block Interconnect Architecture for User-Reprogrammable Gate Array," <u>IEEE 1990 Custom Integrated Circuits Conf.</u> , May 1990, CH2860-5/90/0000-0164, pp. 311.1 to 31.3.4
PB	Landry, S., "Application-Specific ICs, Relying on RAM, Implement Almost Any Logic Function," <u>Electronic Design</u> , October 31, 1985, pp. 123-130
PB	Larsson, T., "Programmable Logic Circuits: The Luxury Alternatives are Coming Soon," <u>Elteknik-med-Aktuell Electronik</u> , No. 4, February 25-March 9, 1988, pp. 37-38, (with English abstract)
PB	Ling et al., "WASMII: A Data Driven Computer on a Virtual Hardware," <u>Proc. of IEEE Field Prog. Custom Computing Machines Conf.</u> , Napa, California, April 1993, pp. 33-42
PB	Manning, "An Approach to Highly Integrated Computer Maintained Cellular Arrays," <u>IEEE Trans. on Computers</u> , Vol. C-26, No. 6, June 1977, pp. 536-52
PB	Masumoto, R.T., "Configurable On-Chip RAM Incorporated into High Speed Logic Array," <u>IEEE Custom Integrated Circuits Conference</u> , Jun. 1985, CH2157-6/85/0000-0240, pp. 240-43
PB	Ngai, Kai-Kit Tony, "An SRAM-Programmable Field-Reconfigurable Memory," Presentation at University of Toronto, Canada, June 1993, pp. 1-14
PB	Patil et al., "A Programmable Logic Approach for VLSI," <u>IEEE Trans. on Computers</u> , Vol. C-28, No. 9, September 1979, pp. 594-601
PB	Plus Logic "FPSL5110 Intelligent Data Buffer" Product Brief, Plus Logic, Inc., San Jose, California, October 1990, pp. 1-6
PB	Quenot et al., "A Reconfigurable Compute Engine for Real-Time Vision Automata Prototyping," <u>Proc. of IEEE FCCM Conf.</u> , Napa, California, February 1994, pp. 91-100
PB	Quinnell, R.A., "FPGA Family Offers Speed, Density, On-Chip RAM, and Wide-Decode Logic," <u>EDN</u> , December 6, 1990, pp. 62, 64
PB	Satoh, H. et al., "A 209K-Transistor ECL Gate Array with RAM," <u>IEEE Jor. of Solid-State Circuits</u> , Vol. 24, No. 5, October 1989, pp. 1275-79
PB	Seitz, "Concurrent VLSI Architectures," <u>IEEE Trans. on Computers</u> , Vol. C-33, No. 12, Dec. 1984, pp. 1247-65
PB	Shubat, A. et al., "A Family of User-Programmable Peripherals with a Functional Unit Architecture," <u>IEEE Jor. of Solid-State Circuits</u> , Vol. 27, No. 4, Apr. 1992, 0018-9200/92\$03.00, pp. 515-29
PB	Smith, D., "Intel's FLEXlogic FPGA Architecture," <u>IEEE 1063-6390/93</u> , 1993 pp. 378-384
PB	Stone, "A Logic in Memory Computer," <u>IEEE Trans. on Computers</u> , Jan. 1970, pp. 73-78


EXAMINER



DATE CONSIDERED 1-11-01

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not conformance and not considered. Include copy of this form with next communication to applicant.

FORM PTO-1449

U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICEATTY. DOCKET NO.
ALT-155APPLN. NO.
09/124,649INFORMATION DISCLOSURE
STATEMENT BY APPLICANTAPPLICANT
Tony K. Ngai et al.FILING DATE
July 29, 1998GROUP ART UNIT
2751

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER INITIAL	
PB	Xilinx, Inc. The Programmable Logic Data Book, 1993
PB	Xilinx, Inc., The Programmable Logic Data Book, pp. 2-5 through 2-102, 1994

RECEIVED

NOV - 1 2000

TC 2700 MAIL ROOM


EXAMINER

DATE CONSIDERED

1-11-01

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not conformance and not considered. Include copy of this form with next communication to applicant.

FORM PTO-1449

U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICEATTY. DOCKET NO.
ALT-155APPLN. NO.
09/124,649INFORMATION DISCLOSURE
STATEMENT BY APPLICANTAPPLICANT
Tony K.Ngai et al.FILING DATE
July 29, 1998GROUP
2751

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER INITIAL	
PB	Actel Corporation, "Integrator Series FPGAs - 1200XL and 3200DX Families" data sheet, September 1997
PB	Lucent Technologies Inc., ORCA™ OR2CxxA (5.0 V) and OR2TxxA (3.3 V) Series Field-Programmable Gate Arrays" data sheet, August 1996
PB	Xilinx, Inc., "XC4000E and XC4000X Series Field Programmable Gate Arrays" data sheet, Version 1.4, November 10, 1997

EXAMINER

PB

DATE CONSIDERED

5-23-00

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not conformance and not considered. Include copy of this form with next communication to applicant.